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1571 ABSTRACT 
Boost, buck and buck-boost dc-to-dc converters em- 
ploying a plurality of parallel staggered-phase power 
switches with two-loop control. A switched inductor 
voltage is coupled to a sense winding in each phase, 
and all sense windings are connected in series to one 
of two feedback loops to provide a signal that indi- 
cates when one of the power switches is on as the 
principal determinant of switching instants. A se- 
quencer is triggered each time a pulse generator is 
triggered to turn on a different power switch in se- 
quence at each switching instant. 
10 Claims, 5 Drawing Figures 
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DC-TO-DC CONVERTERS EMPLOYING 
STAGGERED-PHASE POWER SWITCHES WITH 
TWO-LOOP CONTROL 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 
85-568 (72 Stat. 435; 42 U.S.C. 2457).  
BbCKGROUND OF THE INVENTION 
This invention relates to dc-to-dc converters, and 
more particularly to multiphase converters with two- 
loop feedback control. 
In a single-phase dc-to-dc converter, a signal x which 
indicates the state of the single power switch is the 
principal determinant of switching instants for two- 
loop feedback control. One feedback loop is for that 
pulsed signal and the other is for the output voltage e,,. 
The two are added, compared with a reference and the 
difference, a pulsed error signal X, is applied to an 
integrator where the rectangular pulse waveform is 
converted to a sawtooth waveform. A comparator or 
threshold detector determines when the sawtooth 
waveform attains a predetermined (zero or non-zero) 
level. Each time that level is reached, a pulse generator 
is triggered to turn the power switch on for a fixed time, 
T. If the output voltage e, increases, the minimum level 
is reached later, thus delaying the time for the power 
switch to be turned on again. Conversely, if the output 
voltage e, decreases the minimum level is reached ear- 
lier, thus advancing the time for the power switch to be 
turned on again. The pulsed power delivered by the 
switch is filtered to provide the dc output voltage e,. 
Since all of the power delivered to the load must be 
provided through the single power switch, a dc-to-dc 
converter with two-loop control is limited in load ca- 
pacity. For greater load capacity, it would be desirable 
to provide additional power switches in parallel, but the 
problem would then be to design a circuit that assures 
equal division of the load. That problem can be avoided 
by operating the power switches in phase-staggered 
sequence, but since one of the two feedback loops 
indicates the state of the power switch as the principal 
determinant of switching instants, two-loop control of 
N phase-staggered power switches implicitly requires 
2N feedback loops, two loops for each of the N power 
switches, and a synchronizing circuit to maintain 
proper phase relationship. Consequently, a multiphase 
dc-to-dc converter with two-loop control would, but 
for the present invention, entail greatly increased com- 
plexity and component count. 
OBJECTS AND SUMMARY OF THE INVENTION 
An object of this invention is to provide for N phase 
staggered power switches in a dc-to-dc converter with 
two-loop control using only two feedback loops, one to 
indicate the state of the power switches for use as the 
principal determinant of switching instants in the dc-to- 
dc converter control and the other for regulation of the 
output voltage to a load. 
Another object of this invention is to provide multi- 
phase control without the need for a separate synchro- 
nizing circuit. 
These and other objects of the invention are achieved 















between a voltage source and a load, each power 
switch including an inductor through which current 
flows to the load on a switched basis and a sense wind- 
ing inductively coupled to the inductor to produce a 
pulse in one feedback loop indicating the state of the 
power switch. All of the sense windings of the power 
switches are connected in series with the same polarity 
to the one feedback loop. A low-pass filter.smooths the 
current from the inductor to provide a dc output vo!t- 
age to the load. That dc output voltage is sampled in a 
second feedback loop for comparison with a reference, 
and the difference is added to the signal in the first 
feedback loop to produce a pulsed error signal. Each 
pulse of the pulsed error signal is integrated to produce 
a sawtooth waveform. Each time the sawtooth wave- 
form returns to a zero or non zero reference as deter- 
mined by a comparator, a pulse generator is triggered 
to produce a pulse to turn a power switch on through 
an associated one of a plurality of gates, one gate for 
each power switch. At the same time a sequencer is 
triggered by the output of the comparator so that at 
each switching instant, a different one of the power 
switches is turned on in sequence. The power switches 
may each be configured for boost regulation, buck 
regulation or buck-boost regulation of the output volt- 
age. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic diagram of the present inven- 
tion employing a boost regulator. 
FIG. 2 is a timing diagram illustrating waveforms of 
signals at specified points in the two feedback loops of 
the regulator of FIG. 1. 
FIG. 3 is a schematic diagram of a circuit for per- 
forming functions of attenuators, an adder and an inte- 
grator in the two feedback loops of the regulator of 
FIG. 1. 
FIG. 4 is a schematic diagram of a buck regulator 
employing the principles of the present invention. 
FIG. 5 is a schematic diagram of a buck-boost regula- 
tor employing the principles of the present invention. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
Referring to FIG. 1, a staggered multiphase boost 
regulator with two-loop control is provided in accor- 
dance with the present invention by connecting pulse 
feedback winding SI, S2 . . . SN in series. Each phase is 
implemented with a power switch that couples a dc 
voltage source 10 to a load 11 through an isolating or 
buffer diode for a fixed time T. The current pulses thus 
produced and combined through diodes D1, D2 .  . . D N  
are filtered by a low-pass filter capacitor 12 to provide 
a dc output voltage e,. 
Two feedback loops 13 and 14 are combined by a 
summing circuit 15 to apply a feedback signal to a 
pulse generator 16 through an integrator 17 and com- 
parator 18. Output pulses from the pulse generator are 
continually distributed to power switch transistors Q1, 
Qz . . . QN through gates GI, Gz . . . GN by a sequencer 
19, such as a conventional ring counter in which the on 
state is continually transferred from one stage in a ring 
to another. The distributed pulses are shown in wave- 
forms VI, V2 . . . VN in the timing diagram of FIG. 2. 
As power switch transistor Qi (where i is the number 
1, 2 . . . N corresponding to a particular phase) is 
turned on, the junction between series connected pri- 
mary and secondary windings Li, and La, respectively, 
3,984,799 
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is coupled to ground, thus causing the dotted ends of signal with a second reference voltage V R Z .  Each time 
primary, secondary and sense windings to be positive the signal Y reaches the reference level V R ~ ,  a trigger 
with respect to the undotted ends. Consequently, diode pulse, P, is generated to trigger the pulse generator 16. 
D, is reverse biased and no secondary current flows. The trigger pulse is also applied to the sequencer 19 to 
However, the voltage polarity at each winding reverses 5 cause it to enable the next gate in sequence, thus dis- 
as Q, is turned off, which allows a current pulse to flow tributing the pulses from the generator to the power 
into the filter capacitor 12. switches to turn the power switches on in sequence. 
The pulse width (T) is set by the pulse generator 16, If the output voltage e, increases, the signal Y will 
and in this exemplary embodiment it may be imple- reach a higher peak, and thus reach the level Vu2 later. 
mented as simply a fixed monostable multivibrator. 10 Conversely, if the output voltage e,  drops, the signal Y 
The time from one output pulse produced by the pulse will reach the level VR2 sooner to turn on the next 
generator to the next is determined by the pulsed feed- power switch in sequence earlier. The result is regula- 
back signal integrated and then applied to the compar- tion of the output voltage to the load in much the same 
ator in a conventional manner for a single-phase, two- manner as in a single-phase boost regulator with two- 
loop boost regulator. However, it should be noted that 15 loop control. A staggered multi-phase boost regulator 
the pulse width may be controlled as a function of the has the advantage of distributing the load among a 
feedback signal in addition to or in lieu of controlling plurality of power switches. By using series connected 
frequency. It is only for simplicity that a fixed pulse sense windings SI, S2 . . . SN in accordance with the 
width is assumed in this embodiment of the invention. present invention, it is possible to stagger the operation 
The output voltage to the load is coupled to the sum- 20 of the power switches without requiring separate feed- 
ming circuit through an attenuator 20 to provide a back loops for each power switch. 
signal v, in the first feedback loop. A feedback ampli- Application of the present invention is not limited to 
fier 21 may be included between the attenuator 20 and a boost regulator with two-loop control. It may also be 
summing circuit to adjust the base level of the pulsed employed to advantage in a buck regulator with two- 
error signal out of the summing circuit. 25 loop control, where eo(es ,  where e, represents the 
A second feedback signal x comprised of pulses in- source voltage, or to a buck-boost regulator with two- 
duced in the series connected sense windings on each loop control, where e, < es, as shown in FIGS. 4 and 5, 
of the power switch transformers is connected to the respectively. All that is required is a sense winding for 
summing circuit through an attenuator 22 in the second coupling power ouptut pulses to the second feedback 
feedback loop. The sum of the feedback signal A s ,  30 loop from each power switch, and a series connection 
where A, is the gain factor of the attenuator 22, and the of all sense windings to the feedback loop 14 through 
difference Aoe,-VRl (the difference between the feed- an attenuator 22. 
back signal Aoeo and a reference VRI),  where A, is the For simplicity only power switches for two-phase 
combined gain factor of the attenuator 20 and feed- regulators are shown in FIGS. 4 and 5. All other ele- 
back amplifier 21, is shown as the waveform X in the 35 ments of the two-loop feedback control not shown are 
timing diagram of FIG. 2. The output of the integrator the same as for the multiphase boost regulator of FIG. 
is shown by the waveform Y in FIG. 2. Each time the 1. Since only the configuration of the power switches is 
signal Y reaches a reference level VR2, as determined different, the corresponding components in the power 
by the comparator 18, a pulse is transmitted to the switch circuits of FIGS. 4 and 5 are identified by the 
pulse generator 16 as shown in the waveform P. 40 same reference numerals as in the power switch circuits 
FIG. 3 illustrates an exemplary circuit for performing of FIG. 1. 
the functions of the attenuators 20 and 22, the sum- Referring now to FIG. 4, the power switch transistors 
ming circuit 15 and the integrator 17 without the feed- Q1 and Qz couple the power source to the filter and 
back amplifier 21. Since the function of the summing load through inductors LI1 and Lzl. The sense windings 
circuit is to provide X = A s  + (A,eo- VRl ) ,  and the 45 SI and S z  are wound on the same cores as the buck 
integrator can be best implemented with an operational regulator inductors LI1 and Lzl which thus serve as 
amplifier and feedback capacitor in its negative feed- primary windings of transformers having the sense 
back circuit, a current proportional to A d  + (A,e,- windings as secondary windings. 
V R l )  is formed at the summing mode of the operational In the buck-boost regulator of FIG. 5, the primary 
amplifier 23 having a feedback capacitor 24. 50 windings LI1 and LPI of buck-boost regulator trans- 
The functions of attenuators 20 and 21 are per- formers are connected to circuit ground by the power 
formed in the circuit of FIG. 3 by a voltage dividing switch transistors Q1 and QZ. The secondary windings 
network comprised of resistors 25,26, and 27. It should LIZ and L22 of the buck-boost regulator transformers 
be noted that the output of the integrator is -Y, which are connected directly to circuit ground. The series 
is merely the waveform Y of FIG. 2 inverted. In prac- 5 5  connected sense windings SI and S2 are wound on the 
tice, the comparator Y would be implemented to use cores of the buck-boost regulator transformers. 
the inverted signal, -Y, in order to use a conventional Although particular embodiments of the invention 
threshold detector. have been described aand illustrated herein, it is recog- 
Assuming the summing circuit 15 is separate, its nized that modifications and variations may readily 
output is a pulsed signal X which is positive during the 60 occur to those skilled in the art. It is therefore intended 
time a power switch is turned on and negative while no that the claims be interpreted to cover such modifica- 
power switch is turned on. The feedback control opera- tions and variations. 
tive through the comparator 18 and pulse generator 16 What is claimed is: 
maintains the area above the reference VR1 equal to the 1. In a boost, buck and buck-boost dc-to-dc con- 
area below the reference. Since the width of each pulse 65 verter employing a plurality of parallel staggered-phase 
out of the generator is fixed, the balance is maintained power switches with a two-loop feedback control cir- 
by varying the time between pulses. To accomplish cuit for regulating the voltage of power applied to a 
that, the comparator 18 compares the integrator output load from a source, a separate switched inductive 
3.984,799 
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means for coupling said source to said loading during 
successive phases, a separate sense winding coupled to 
each inductive means, all of said sense windings being 
connected in series to one of two feedback loops in said 
two-loop feedback control circuit to provide a signal 
that indicates when one of said inductive means is 
switched on, means responsive to said two-loop feed- 
back control circuit for producing switching pulses to 
switch on an inductive means during each successive 
phase, and means for distributing said switching pulses 
to said inductive means in sequence during successive 
phases. 
2. Apparatus as defined in claim 1 wherein said 
means for producing said switching pulses comprises 
means for generating trigger pulses at a rate deter- 
mined by a feedback signal produced by said two-loop 
feedback control circuit, means responsive to said trig- 
ger pulses for generating said switching pulses, a plural- 
ity of gating means coupling said pulse generating 
means to said inductive means, one gating means for 
each inductive means, and sequencing means respon- 
sive to said trigger pulses for enabling said gating means 
to transmit said switching pulses to said inductive 
means in said sequence. 
3. Apparatus as defined in claim 2 for a boost regula- 
tor wherein each inductive means comprises a trans- 
former having a primary and secondary windings con- 
nected in series between said source and said load, a 
switching transistor having its emitter connected to 
circuit ground, its base connected to one of said gating 
means, and its collector connected to a junction be- 
tween said series connected primary and secondary 
windings. 
4. Apparatus as defined in claim 2 for a buck regula- 
tor wherein each inductive means comprises a switch- 
ing transistor and an inductor, said transistor having its 
collector-emitter current path connected in series with 
said inductor and its base connected to one of said 
gating means. 
5. Apparatus as defined in claim 2 for a buck-boost 
regulator wherein each inductive means comprises a 
transformer having a primary winding and a secondary 
winding, and a switching transistor, said transistor hav- 
ing its collector-emitter current path in series with said 
primary winding of said transformer between said 
source and circuit ground, and said secondary winding 
being connected between circuit ground and said load. 
6. In a dc-to-dc converter of the boost, buck or buck- 
boost type for regulating voltage applied to a load from 
a source, said converter having: a first feedback loop 
for providing a signal that indicates when a power 
switch is on to transmit power to the load, a second 
feedback loop for providing a signal directly propor- 
tional to the voltage applied to the load for comparison 
with a reference to produce an error signal; means for 
adding the signals of said first and second feedback 
loops to provide a pulsed feedback signal that switches 
between positive and negative voltage levels as a power 
switch is turned on and off; means for integrating said 
pulsed feedback signal; and means for generating a 
power switch control pulse each time the output of said 
integrating means reaches a predetermined minimum 
level, the improvement comprising 
6 
a plurality of power switches, each power switch 
having a switching transistor and an inductor for 
coupling said source to said load through a low- 
pass filter, and a sense winding inductively coupled 
to said inductor, said sense windings of said power 
switches being connected in series with the same 
polarity to said first feedback loop, and a gate cou- 
pling said pulse generating means to the control 
electrode of said switching transistor, each gate 
having a second input terminal, and means for 
applying an enabling voltage to the second input 
terminal of a different one of said gates in sequence 
each time said pulse generating means initiates a 
power switch control pulse. 
7. In a dc-to-dc converter of the boost, buck or buck- 
boost type for regulating the voltage of power applied 
to a load from a source, a plurality of power switches 
connected between said source and said load, each 
power switch including an inductor through which 
20 current flows to the load on a switched basis and a 
sense winding inductively coupled to the inductor, said 
snese windings being connected in series with the same 
polarity to produce a feedback signal indicating the 
state of said power switches by a pulse each time a 
25 switch is on, means for comparing said voltage applied 
to said load with a reference, means responsive to said 
comparing means, and said feedback signal for generat- 
ing trigger pulses at an increased rate when said voltage 
decreases relative to said reference and at a decreased 
30 rate when said voltage increases relative to said refer- 
ence, means responsive to said trigger pulses for gener- 
ating switching pulses, one switching pulse for each 
trigger pulse, a plurality of gating means, one for each 
power switch, for transmitting switching pulses to said 
35 power switches, and means responsive to said trigger 
pulses for enabling said gating means in sequence, one 
during each period of said trigger pulses, whereby said 
power switches are turned on in sequence for fixed 
periods of time, and low-pass filtering means for 
40 smoothing current from said inductors of said power 
switches delivered to said load at said voltage. 
8. Apparatus as defined in claim 7 for a boost regula- 
tor wherein each inductive means comprises a trans- 
former having a primary and secondary windings con- 
45 nected in series between said source and said load, a 
switching transistor having its emitter connected to 
circuit ground, its base connected to one of said gating 
means, and its collector connected to a junction be- 
tween said series connected primary and secondary 
9. Apparatus as defined in claim 7 for a buck regula- 
tor wherein each inductive means comprises a switch- 
ing transistor and an inductor, said transistor having its 
collector-emitter current path connected in series with 
5 5  said inductor and its base connected to one of said 
gating means. 
10. Apparatus as defined in claim 7 for a buck-boost 
regulator wherein each inductive means comprises a 
transformer having a primary winding and a secondary 
winding, and a switching transistor, said transistor hav- 
ing its collector-current path in series with said primary 
winding of said transformer between said source and 
circuit ground, and said secondary winding being con- 
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